Abstract-Parallel voltage-source converters (VSCs) require an inductive filter to suppress the circulating current. The size of this filter can be minimized by reducing either the maximum value of the flux linkage or the core losses. This paper presents a modified discontinuous pulsewidth modulation (DPWM) scheme to reduce the maximum value of the flux linkage and the core losses in the circulating current filter. In the proposed PWM scheme, the dwell time of an active vector is divided within a half-carrier cycle to ensure simultaneous occurrence of the same zero vectors in both VSCs. A function to decide the ratio of the dwell time of the divided active vector is also presented. The effect of the proposed PWM scheme on the maximum value of the flux linkage and the core losses is analyzed and compared with that of the space vector modulation and 60
I. INTRODUCTION
T HREE-PHASE voltage-source converter (VSC) is widely used as a dc/ac converter in power electronics applications and often connected in parallel to meet the ever increasing demand for higher power-rating converter [1] , [2] . In gridconnected application, the total harmonic distortion (THD) in the line current should be low [3] . Due to limited switching frequency in the high-power converters, large filters are required [4] . This leads to the increase in the size, weight, and cost of the overall converter system. For VSC fed variable speed machines, the harmonic distortion in the line current must be low for satisfactory operation of the drive [5] . The harmonic distortion depends primarily on the switching sequence, modulation index, and the switching frequency [5] . Several efforts have been made to improve the performance of the VSC in terms Manuscript received March 16, 2014 ; revised June 13, 2014; accepted July 10, 2014. Date of publication July 16, 2014 ; date of current version February 13, 2015 . Recommended for publication by Associate Editor J. Clare.
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Digital Object Identifier 10.1109/TPEL.2014.2339392 of the harmonic distortion and switching losses by using optimal switching sequences for modulation of the VSC legs [6] - [8] .
The harmonic distortion in the line current can be reduced by increasing the switching frequency. However, the switching frequency of the semiconductor devices for high-power applications is often limited. The effective switching frequency can be increased by using interleaved carriers in parallel-connected VSCs, and the line current quality can be improved [9] . The selection of the proper interleaving angle leads to the reduction in the line current ripple [9] - [15] . This implies that with interleaved parallel VSCs, the size of the line filter can be reduced, or the switching frequency can be reduced for a given set of filter components without violating the THD constraints.
The circulating current is generated in the parallel VSCs due to hardware and control asymmetries [2] . When carrier interleaving is used, the pole voltages (measured with respect to the fictitious midpoint of the dc-link O, as shown in Fig. 1 ) of the interleaved parallel legs are phase shifted. Therefore, there exists a potential difference that further increases the circulating current [16] . This is a high-frequency circulating current with harmonic components concentrated around the odd multiples of the switching frequency [12] . This unwanted current increases stress on the semiconductor switches and causes additional losses. Therefore, it should be suppressed.
The circulating current is strongly influenced by the pulsewidth modulation (PWM) scheme. The conventional space vector modulation (SVM) uses two adjacent active vectors and both of the zero vectors to synthesize a reference space vector. The zero vectors are applied at the beginning and at the end of a half-carrier cycle. Various other variants of the SVM scheme can be obtained by merely dividing the dwell time of the zero vectors unequally [17] . The discontinuous PWM (DPWM) schemes use only one zero vector in each half-carrier cycle. The commutation of each phase leg is ceased for the one-third period of the fundamental cycle [18] , [19] . The PWM schemes, which modify the DPWM schemes by dividing one of the active vectors into two equal halves, are proposed in [20] and [21] . A hybrid PWM scheme, which is a combination of the conventional SVM and different DPWM schemes, is proposed in [14] to minimize the line current ripple for the parallel VSCs. However, separate dc-links are used, and thus, the circulating current filter is not present.
To avoid the circulating current, a galvanic isolated transformer can be used for each VSC [22] . However, the use of the bulky transformer adds to the cost and increases the size. Therefore, it should be avoided. Instead of this, a coupled inductor (CI) [23] - [26] for each phase or a common-mode (CM) [27] inductor for each VSC can be used as a circulating current filter (see Fig. 1 ). Assuming strong magnetic coupling in the circulating current filter, the flux linkage in the core due to the line current can be neglected. Therefore, the flux linkage has only the high-frequency components determined by the switching frequency. These high-frequency components result in high core losses, and the circulating current filter requires larger surface area to dissipate the heat. Ewanchuk et al. [28] proposed a modified DPWM scheme that can make the CM voltage zero. This permits the use of a three limb inductor only. However, the number of commutations are increased. Therefore, it may not be feasible for medium-/high-power applications. Another PWM scheme is proposed in [29] to change the zero-vector pattern by introducing an additional switching. This avoids the coexistence of the different zero vectors at a sector transition, and thus, the jumping of the circulating current can be avoided.
The CI is used to provide magnetic coupling between the parallel interleaved legs [23] - [26] . A modified CI, which is proposed in [30] , combines the functionality of both the line filter inductor and the circulating current filter. To reduce the flux linkage in the CI, a PWM scheme is proposed in [25] . This PWM scheme adds an optimal CM offset to the reference signals based on the modulation index. This can lead to the reduction of the maximum value of the flux linkage, but the discussion on the core losses is not given. However, the core losses are an important parameter to consider in the design of the circulating current filter. As discussed before, the high-frequency components of the flux linkage increase the core losses. This may lead to a thermally limited design of the circulating current filter, where the maximum flux density in the core is limited by the heat dissipation capability and not by the magnetic saturation. In this case, the core losses can be reduced by reducing the peak flux density for a given switching frequency and core dimensions.
An active method to reduce the peak flux linkage as well as the core losses for the circulating current filter is proposed in this paper. The method divides the dwell time of an active vector within a half-carrier cycle to ensure simultaneous occurrence of the same zero vectors in both VSCs. A function to calculate the division of the dwell time is also proposed. This paper is organized as follows. Section II presents the basic theory of the circulating current. In addition, the relationship between the flux linkage in the circulating current filter and the pole voltages is discussed for the interleaved VSCs. The effect of the different switching sequences on the flux linkage in the core is analyzed in Section III. Section IV presents the proposed DPWM scheme. The effect of the proposed PWM on the flux linkage in the CI and the CM inductor, the harmonic distortion in the line current, and the switching losses are also discussed and compared with that of the SVM and the 60
• clamped DPWM. The experimental results are presented in Section V.
II. PARALLEL INTERLEAVED VSCS

A. Circulating Current
The parallel-connected VSCs are operated with interleaved carrier signals. The circulating current (I X ,c ) flows through the VSC legs in addition to the line current component I X 1,l , as shown in Fig. 1 . Therefore, the phase currents can be given by
where I X 1,l and I X 2,l are the components of the phase currents contributing to the resultant line current I X . I X ,c is the circulating current, where X = {A, B, C}. Assuming ideal VSCs and neglecting the effect of the hardware/control asymmetries, the current component of each VSC, contributing to the grid current, are considered to be equal (I X 1,l = I X 2,l ). Therefore
The differential equation describing phase X circulating current can be given as
where L c is the inductance offered to the circulating current. V X 1O and V X 2O are the pole voltages measured with respect to the fictitious dc-link mid point O.
B. Flux Linkage in the Circulating Current Filter
To offer the desired inductance L c to the circulating current, a CI and a CM inductor-based solution is proposed in the literature. To design the inductor, the maximum value of the flux linkage should be known. Therefore, the flux linkage analysis for both the CI and the CM inductors is presented in this subsection.
1) CI:
In case of the CI, the flux density in the core is given by
and the flux linkage is
where N is the number of turns, and A c is the core cross-sectional area. The differential voltage across the filter (V X 1O − V X 2O ) is responsible for the flux linkage, and in order to reduce the flux linkage, the time integral of this differential voltage should be reduced [26] , [31] . Let L be the self-inductance, and M be the mutual inductance of the CI. The pole voltage difference is given by
Using (2) and (6), the dynamic equation of the circulating current is given as
If strong coupling is ensured (L ≈ M ), the inductance offered to the circulating current is L c = 4L. From (5) and (7), the flux linkage in the CI is proportional to the circulating current I X ,c , which is half of the difference of the phase currents.
2) CM Inductor: In the CM inductor, the magnetic coupling between the phases is used to suppress the circulating current. Since all three phases are wound on the same core, the flux linkage is proportional to the average of the phase currents, and the flux linkage is three times the CM flux linkage, where the CM flux linkage is given as
where V CMn is the CM voltage of the nth VSC, and it is given by
where n = {1, 2}. The size of the CM inductor can be made smaller by reducing the peak flux linkage, which can be achieved by minimizing the time integral of the difference of the CM voltages. The difference depends on the interleaving angle, modulation index, and the PWM scheme used, and it is described in the following section.
III. SWITCHING SEQUENCES AND THEIR EFFECT ON THE FLUX LINKAGE
The two-level VSC has eight voltage vectors defined by the combination of the switch states. These states generate six active vectors (
, as shown in Fig. 2 . The three-phase reference signals can be represented [19] , [32] , [33] . The respective dwell time of the active vectors is chosen to maintain the volt-sec balance.
Let T 1 , T 2 , and T z be the dwell time of
, respectively, and they are given by
where T s is the carrier interval. The dwell time of the zero voltage vectors − → V 0 and − → V 7 are given by K z T z and (1 − K z )T z , respectively, where 0 K z 1. Different modulation possibilities exist with variation in the parameter K z [32] . For example, K z = 0.5 results in the conventional SVM. By changing the value of K z between zero and one with a frequency three times higher than the frequency of the reference signal, several DPWM schemes can be realized [32] . If the value of K z is changed from zero to one in the middle of the sector 1, the reference signals for 60
• clamped DPWM (DPWM1) is generated. Although the number of commutations is two-third of that of the SVM, the switching losses can be reduced up to 50% for unity power factor applications. However, the reduction in the switching losses strongly depend on the displacement power factor angle. For equal switching losses, the carrier frequency of the DPWM1 can be increased by a factor of K f times than that of the SVM. The value of K f varies in a wide range with the displacement power factor angle [19] . Therefore, the carrier frequency is taken to be the same in all of the cases for comparing the effect of the PWM schemes on the design of the circulating current filter. In addition, the switching losses are also compared for a fair evaluation. The effect of the switching sequences of the SVM and the DPWM1 on the CM flux linkage is analyzed. The interleaving angle is considered to be 180
• .
A. Conventional SVM
In SVM, the opposite polarity zero vectors are applied at the same time and result in a maximum value of the CM voltage difference, as depicted in 
B. 60
• Clamped DPWM1
The DPWM1 uses two different switching sequences in each sector. For 0 
IV. MODIFIED DPWM FOR CIRCULATING CURRENT REDUCTION
It is evident that the PWM sequences determine the flux linkage pattern. Therefore, the design of the circulating current filter is strongly influenced by the PWM scheme used. Some vectors in a PWM scheme, which may lead to high flux linkage are summarized as follows: Since these vectors cause high flux linkage in the circulating current filter, they should be avoided. However, if the same zero vectors in both VSCs (e.g., − → V 7 in both VSCs) are applied simultaneously, a significant reduction in the flux linkage can be achieved. Based on these observations, a PWM scheme is presented where the division of an active vector within a half-carrier cycle is used to align the same zero vector in both VSCs.
The PWM schemes where the dwell time of the active vector are divided into two equal intervals in each half-carrier cycle is proposed in [5] , [20] , [21] , [34] , and [35] . However, the dwell time of an active vector is not divided equally in this paper. It is divided in a manner to align the same zero vectors of both VSCs. The ratio, in which the dwell time is divided, varies with the reference space vector angle, and it is updated in each half-carrier cycle.
The sequences used in the proposed PWM scheme are depicted in 
The discussion is restricted to the first sector of the space vector diagram. The same discussion applies to other sectors due to the symmetry. From Fig. 5 , it is evident that each phase discontinues switching for one-third period of the fundamental cycle. For example, phase A is clamped twice to the positive dc-link for 30
• ψ < 60
• and 300
• ψ < 330
• and clamped twice to the negative dc-link for 120
• and 210
• in a fundamental period. The active voltage vector with the maximum dwell time is divided into two intervals and applied twice in a half-carrier cycle. Therefore, one of the phase legs is switched twice. In the proposed PWM scheme, one phase does not switch, whereas one of the phases is switched twice in a half-carrier cycle. Hence, it is referred to as the modified DPWM in this paper.
If the reference vector is in subsector 1, as shown in Fig. 5 , the dwell time of − → V 1 is more than the dwell time of − → V 2 . Thus, the dwell time of − → V 1 is divided, and − → V 0 is applied in between to ensure simultaneous occurrence of the same zero vector in both VSCs. The reverse is true for subsector 2. Therefore, in subsector 1 (0
• ), T 1 is divided into two intervals and can be given as
where 0 K 1 1. Similarly, in subsector 2 (30
where 0 K 2 1. The flexibility offered by the division of the active vectors is used to ensure simultaneous occurrence of the same zero vectors in both VSCs. The switching sequences and the CM voltages in subsector 1 and subsector 2 for the proposed scheme are shown in Fig. 6(a) and (b), respectively, for one switching cycle. In subsector 1, the value of K 1 is updated in each half-carrier cycle, while K 2 is equal to one. In subsector 2, K 2 is varied, and K 1 is equal to one. The careful observation of the switching sequence depicted in Fig. 6 reveals that the same zero vector of both VSCs can coexist if
in subsector 1 and
in subsector 2. The variation of K 1 and K 2 over a sector is depicted in Fig. 7 . The rms value of the CM flux linkage λ CM in a switching cycle for the proposed scheme is shown in Fig. 8 and compared with that of the SVM. A substantial reduction in λ CM is achieved, especially at low values of the modulation indices.
As discussed in Section II the PWM schemes strongly influence the flux linkage and the core losses in the circulating current filter. Therefore, the effects of the proposed PWM scheme on the filter design along with the line ripple current and the switching losses are discussed and compared with that of the SVM and the DPWM1 in the following sections.
A. Effect of the Switching Sequences on the Circulating Current Filter Design
The circulating current is suppressed by introducing an impedance in the circulating current path. Typically, this impedance can be introduced by inserting a CM inductor in series with the line filter inductors [27] or using a CI for each phase group [23] - [25] , [30] . Assuming a strong coupling between the windings, the effect of the leakage flux is neglected in the analysis. Therefore, the flux linkage in the core has only high-frequency components, which result in more core losses. In addition to this, the maximum value of the flux linkage in the core also influences the core size. Therefore, both maximum value of the flux linkage and the core losses should be considered while designing both the CI and the CM inductor, and they are discussed as follows.
1) CI:
The CI provides magnetic coupling between the interleaved legs, and the schematic is shown in Fig. 1 . The flux linkage in the coupled inductor of phase A is evaluated using (5). Since the dwell time is updated in each half-carrier cycle, the peak flux linkage is also different for each half-carrier cycle. The formulas describing the maximum value of the peak flux linkage as a function of the modulation index is given in Table I , and plotted in Fig. 9 . The maximum value of the peak flux linkage is the same in all cases. However, the flux linkage pattern is different, which affects the core losses, and thus, the design of the CI. Due to the quarter wave symmetry of the reference signal, the flux density pattern is the same in each quarter period of the fundamental cycle. Thus, it is sufficient to evaluate the core losses for that period (e.g., 0
• ≤ ψ ≤ 90 • ). The flux density behavior in a half-carrier cycle for the proposed PWM scheme is described by the piecewise linear equations given in Table IV and depicted in Fig. 10(c) . The piecewise linear equations, describing the flux density behavior in the CI, for the SVM and the DPWM1 are given in Tables II and III, In case of the SVM, the core is excited over an entire fundamental cycle. However, for the DPWM1, the core is excited for two-third of the fundamental cycle, as shown in Fig. 10 . On the other hand, in the proposed PWM scheme, the core is excited only for one-third of the fundamental cycle, as depicted in Fig. 10(c) .
The core losses with the proposed PWM scheme are expected to reduce due to the reduction in both the peak flux linkage and the duration of the core excitation, and it is evaluated using the improved generalized Steinmetz equation [36] , [37] given as
where α, β, and k i are the constants determined by the material characteristics, and P v is the core loss per unit volume. Using (15) , the core losses averaged over a quarter of the fundamental cycle is given as 
where f 0 is the fundamental frequency, and f sw is the switching frequency. In order to make the core loss analysis more general (independent of the core dimensions), the loss behavior is described in terms of B max and T s , as
To make the core losses comparison independent of the design parameters, the analysis is presented in terms of the core loss function (CLF), where CLF is given as the ratio of the average volumetric core loss for a PWM scheme to the average volumetric core loss for the SVM at a given modulation
The CLFs for all considered PWM schemes are depicted in Fig. 11 . Amorphous metal core is considered, where α = 1.51, β = 1.74, and k i = 0.622. Lower core losses over the entire modulation range are observed for the proposed method compared to the other considered schemes. The use of the SVM results in highest core losses in the CI for low modulation indices (M < 0.6), whereas the core losses are the highest in case of DPWM1 at high modulation indices. The volume-optimized design of the inductor often results in nonsaturated thermally limited design, and the core losses primarily determine the size of the CI [38] . Due to the substantial reduction in the core losses with the proposed scheme, small size of the CI with minimal thermal management can be achieved with the proposed PWM scheme.
2) CM Inductor: Asiminoaei et al. [27] proposed the use of a CM inductor to reduce the circulating current. This solution permits unequal load sharing between the parallel interleaved VSCs and scalability, and may be a preferred solution when the modularity is the main design objective. The volume of the CM inductor can be minimized by reducing either the maximum value of the peak CM flux linkage or the core losses. The maximum value of the peak CM flux linkage as a function of the modulation index is given in Table V and plotted in Fig. 12 for the proposed PWM scheme along with that of the SVM and the DPWM1.
For SVM, the maximum value of the peak flux linkage increases as the modulation index decreases. Therefore, for applications demanding operation over the full modulation range, the CM inductor has to be designed for the maximum flux linkage, which occurs at low modulation indices. On the other hand, the CM is subjected to maximum flux linkage for a modulation index M = 2/3 if DPWM1 is employed. The proposed PWM scheme has the lowest peak flux linkage, compared to other PWM schemes, for the entire modulation range. The reduction in the maximum flux linkage in case of the CM filter is achieved by using the proposed DPWM scheme. As a result, a small CM inductor can be realized.
B. Ripple Current Analysis
The line current ripple of the proposed PWM scheme is analyzed and compared with that of the SVM and the DPWM1. The reference vector is synthesized using the discrete vectors. Thus, at any given instant, an error between the applied voltage vector and the reference vector exists. The error voltage vectors for a given sampling instance are shown in Fig. 13(a) . The time integral of the error vectors gives the harmonic flux vector, which is proportional to the ripple current [5] , [20] , [21] .
In the synchronously rotating reference frame, the instantaneous error voltage vectors depicted in Fig. 13(a) are given as
In the proposed scheme, the time duration, for which an active vector is applied, is divided unequally, and the division of the active vector follows the rule given by (13) and (14) . For the proposed PWM scheme, the harmonic flux vector is given as 
− →
and it is plotted in Fig. 13 and it is used to evaluate the ripple current/harmonic content in the line current.
The normalized rms value of the line current ripple over a half-carrier cycle [14] for different modulation indices for the proposed PWM scheme is plotted in Fig. 15 as a function of the ψ. The variation in the rms value of the line current ripple for SVM and DPWM1 are also shown in Fig. 15(a) and (b) , respectively. The variation of the total rms value of the line current ripple over the entire modulation range is also shown in Fig. 16 . DPWM1 demonstrates better line current quality over an entire modulation range. The total rms value of the line current ripple for the proposed PWM scheme closely matches that of the SVM. For SVM, the harmonic content for low modulation indices is slightly less compared to the proposed PWM scheme. On the other hand, the line current quality in the case of the proposed PWM scheme is marginally better than that of the SVM at higher modulation indices (M > 0.9).
C. Semiconductor Losses
Although one of the phase legs is clamped to dc-link for onethird period of the fundamental cycle in the proposed scheme, an additional commutation is introduced in another leg as explained in the previous section. Thus, the switching losses are also evaluated in this paper. The switching loss function (SLF) [18] is used to compare the switching losses of the proposed PWM with other PWM schemes. The turn-on and turn-off characteristics of the semiconductor devices are assumed to be linear with respect to time. The contribution of the ripple current toward the switching losses is also neglected. Since the SLF normalizes the switching loss of the proposed method with respect to the switching loss of the SVM, the relative error is small despite the simplified loss model [18] used. The SLF for the proposed method is given as
where φ is the displacement power factor angle. The SLFs for the proposed PWM scheme along with that of the SVM and DPWM1 are plotted in Fig. 17 . For the unity power factor applications, the switching losses are minimum if DPWM1 is used. For a displacement power factor angle higher than 53 • , the proposed method has lower switching losses compared to that of the SVM. However, for a displacement power factor angle in the vicinity of zero, the proposed method has high switching losses. For the reactive power compensation applications, the use of the proposed PWM scheme results in the lowest switching losses, as shown in Fig. 17 .
V. EXPERIMENTAL RESULTS
The experiments have been performed using single-phase inductors, which act as both line filter inductor and the circulating current filter. This arrangement is used to simplify the measurement [25] . The results for I A 1 − I A 2 are obtained, which is equal to 2 × I A,c . As explained in Section II, the I A,c is proportional to the flux linkage in CI. Similarly, the sum of three-phase currents of each VSC is obtained. This current is equal to 3 × I CM , and it is proportional to the CM flux linkage. The dc-link voltage of 600 V is used. The carrier frequency is taken to be 2.5 kHz and interleaving angle of 180
• is chosen. The line filter inductor of 6.8 mH is used, and a resistive load is set to 20 Ω. The inductance in the circulating current path is L c = 2 × 6.8 mH.
The line current of phase A (I A ), the circulating current of phase A (2 × I A,c ) , and the CM current (3 × I CM ) for modulation index of 0.3, 0.6, and 1 for SVM, DPWM1, and the proposed PWM scheme is depicted in Figs. 18-20 , respectively. The experiments have been performed for the entire linear range of the modulation index and the results are given in Table VI. The line current THD, the maximum value of the peak circulating current of phase A, and the maximum value of the peak CM circulating current of the proposed method are compared with that of the SVM and the DPWM1. The THD is calculated by performing discrete Fourier transform of the measured line current. For the SVM, the maximum value of the peak circulating current of phase A remains almost constant over the entire modulation range. Since, the phase A circulating current is proportional to the flux linkage in the CI, it can be concluded that the maximum value of peak flux linkage in the CI over the full modulation range also remains constant. The use of SVM also results in more core losses in case of CI compared to the proposed PWM scheme, as the core is excited over the entire fundamental cycle. The I CM is proportional to the flux linkage in the CM inductor and the experimental results of I CM are also obtained. For the SVM, the maximum value of the peak CM circulating current decreases with the increase in the modulation index, which is in agreement with the analytical result presented in Section IV and illustrated in Fig. 12 . In the proposed scheme, the maximum value of the I CM occurs at full modulation index, and it decreases with decrease in the modulation index. The maximum value of the peak CM current is 1.29 A at a modulation index of one in the proposed scheme, compared to 3.98 A at modulation index of 0.1 in case of the SVM and 2.39 A at a modulation index of 0.7 for DPWM1. Thus, for applications demanding the operation over the full modulation range, the use of the proposed PWM scheme results in the size reduction of the CM inductor.
The undesirable effect of larger duration of T z at lower modulation indices can be reduced by the same zero vector alignment in the proposed scheme. In case of the CI, the core is excited only for the one-third period of the fundamental cycle, as evident from the waveform of the I A,c in experimental results. If the design of the CI is thermally limited, the reduced core losses result in more compact design. The harmonic analysis of the line current is shown in Fig. 21 . The major harmonic components are pushed close to the double of the switching frequency by the interleaving effect.
VI. CONCLUSION
A PWM scheme to reduce the maximum value of the flux linkage and the core losses in the circulating current filter is presented in this paper. This PWM scheme uses the division of the active vectors within a half-carrier cycle to ensure simultaneous occurrence of the same zero vector in both of the VSCs. The effect of the proposed PWM scheme on the flux linkage and the core losses in the circulating current filter is analyzed. Both the maximum value of the flux linkage and the core losses are reduced substantially by the same zero vector alignment in the proposed PWM scheme. Thus, the size of the circulating current filter can be reduced. The switching losses are also analyzed for the proposed PWM scheme and compared with that of the SVM and 60
• clamped DPWM. The proposed PWM scheme demonstrates superior efficiency for the reactive power compensation applications, as it is evident from the core losses and switching losses comparisons presented in this paper. However, for the applications, where the displacement power factor angle is in the vicinity of zero, the use of proposed method results in high switching losses. The line current ripple for the proposed scheme is also analyzed, which shows that the THD of the line current closely matches that of the SVM. The line current quality is superior in the case of the DPWM1, however, the improvement is marginal at the higher modulation indices. The PWM scheme and the analysis presented in this paper are also supported by the experimental results. He is currently an Associate professor and is doing research at the Institute of Energy Technology, within the field of gridconnected renewable applications. His research interest include grid-connected applications based on dc-dc, dc-ac single-and three-phase converter topologies focusing also on switching and conduction loss modeling and minimization in case of Si and new wide-bandgap devices.
